Abstract -Recently, CdTe photovoltaic (PV) devices fabricated in the nonstandard substrate configuration attracted increasing interest because of their potential compatibility with flexible substrates such as metal foils and polymer films. This compatibility could lead to the suitability of CdTe for roll-to-roll processing and building Currently, however, the efficiencies of substrate CdTe devices reported in the literature are significantly lower (~6 those of high-performance superstrate devices (~17%) significantly lower open-circuit voltage (V oc ) and fill factor (FF In our recent device development efforts, we have found that processing parameters required to fabricate high substrate CdTe PV devices differ from those necessary for traditional superstrate CdTe devices. Here, we investigate how oxygen incorporation in the CdTe deposition, CdCl treatment, CdS deposition, and post-deposition heat treatment affect device characteristics through their effects on the junction. By adjusting whether oxygen is incorporated during these processing steps, we have achieved V oc values mV and efficiencies greater than 10%.
I. INTRODUCTION
The majority of CdTe thin-film PV research and development has been conducted on CdTe devices and modules fabricated in the superstrate configuration. All CdTe modules in commercial production currently are constructed in this configuration. In the superstrate configuration, light enters the device through a transparent material, typically glass, that is used both to support the thin-film layers during deposition and to provide a transparent front seal during deployment. Advantages of the superstrate design include that the back surface of the CdTe is easily accessed for the challenging task of forming a suitable ohmic back contact. Recently, however, CdTe PV devices fabricated in the nonstandard substrate configuration have attracted increas interest. In the substrate design, the thin deposited onto materials that may be opaque, including metal foils, high-temperature polymers, or ceramics potential compatibility of the substrate design with flexible substrates, product advantages likely exist configured CdTe modules in aerospace (high power/mass) building-integrated PV. The substrate design may also enable low-cost production designs such as roll-to-roll processing. addition to the manufacturing and deployment benefits, optical losses can be reduced further in substrate CdTe devices than in film PV research and development has been conducted on CdTe devices and modules fabricated in the superstrate configuration. All CdTe modules in commercial production currently are constructed
In the superstrate configuration, light enters the device through a transparent material, typically film layers during deposition and to provide a transparent front seal during erstrate design include that the back surface of the CdTe is easily accessed for the challenging task of forming a suitable ohmic back contact. Recently, however, CdTe PV devices fabricated in the nonstandard substrate configuration have attracted increasing interest. In the substrate design, the thin-film layers are that may be opaque, including metal s. Because of the potential compatibility of the substrate design with flexible likely exist for substrateconfigured CdTe modules in aerospace (high power/mass) and . The substrate design may also enable roll processing. In anufacturing and deployment benefits, optical losses can be reduced further in substrate CdTe devices than in traditional superstrate devices because the light is incident directly on the film stack, rather than through a superstrate, potentially leading to higher shorthowever, the efficiencies of substrate CdTe devices reported in the literature are significantly lower (~6 those of high-performance superstrate devices (~17%) because of significantly lower V oc investigate how O 2 incorporation in the CdTe deposition, CdCl 2 heat treatment, CdS deposition heat treatment affects device characteristics though effects on the junction. By adjusting the amount of O during these processing steps, we have achieved V greater than 860 mV and device efficiencies exceeding 10%.
II. EXPERIMENTAL
Substrate CdTe devices used in this study were the following manner ( Fig. 1 ). Substrates were prepared by depositing a thin layer (~10 nm) of Cr and 800 nm of Mo by direct-current sputtering onto cleaned Corning 7059 glass of 0.8 mm thickness. Next, a Cu interface layer was deposited by radio magnetron sputtering. In initial work, a Cu contact interface layer was used. In later work, Cu x Te was used. CdTe films were deposited by close sublimation (CSS) from a CdTe source plate of ~5-8 µm at a substrate temperature of 450°C. The O ambient used in this study for the CdTe of He. Following the CdTe deposition, a CdCl treatment was performed at 400°C by CSS. The O traditional superstrate devices because the light is incident rather than through a superstrate, -circuit current. Currently, however, the efficiencies of substrate CdTe devices reported in the literature are significantly lower (~6%-8%) [1] [2] [3] than performance superstrate devices (~17%) [4] and FF. In this work, we incorporation in the CdTe deposition, CdS deposition, and post-deposition affects device characteristics though effects on he junction. By adjusting the amount of O 2 incorporated during these processing steps, we have achieved V oc values greater than 860 mV and device efficiencies exceeding 10%. XPERIMENTAL 
DETAILS
Substrate CdTe devices used in this study were fabricated in ). Substrates were prepared by 10 nm) of Cr and 800 nm of Mo by eaned Corning 7059 glass of a Cu-containing back contact interface layer was deposited by radio-frequency (RF) magnetron sputtering. In initial work, a Cu-doped ZnTe back was used. In later work, 10 nm of . CdTe films were deposited by close-spaced sublimation (CSS) from a CdTe source plate [5] 
III. RESULTS AND DISCUSSION
Recent substrate CdTe work at NREL was begun using processing parameters similar to those typically used for superstrate device fabrication. For example, in our typical superstrate CdTe device fabrication procedure, the CdTe layer is deposited by CSS in an ambient that contains 1 torr O 2 and 15 torr He. Initial efforts utilizing this approach with a Cucontaining back contact (Cu-doped ZnTe), however, led to poor results. Furthermore, it was discovered that any O 2 exposure of the CdTe source used for substrate CdTe fabrication was detrimental to device performance. Though this comparison (Fig. 2) between substrate CdTe PV devices grown with O 2 -exposed and O 2 -free CdTe sources was performed before our processing technique was fully developed, results indicate that an O 2 -free CdTe source produces substrate CdTe PV devices of higher efficiency than a CdTe source previously exposed to O 2 . This was primarily because of differences in short-circuit current (J sc ) and FF. Oxidation of the Cu-doped ZnTe back contact interface layer is suspected to have contributed to this poor performance. Subsequent CdTe depositions have been performed in an O 2 -free environment.
Later, a critical component of the substrate CdTe device fabrication procedure was discovered. It was found that a medium-temperature (175° to 300°C) post-CdS heat treatment significantly improved device performance.
This heat treatment was initially performed in an O 2 -free environment. The effect of O 2 incorporation in the heat treatment ambient was investigated in this study and is described below. The post-CdS heat treatment yields a significant improvement in V oc , J sc , FF, and efficiency (Fig. 3) . As a result of the heat treatment, V oc increases from values typically ≤700 mV to values commonly exceeding 800 mV. Our maximum V oc value obtained to date is 863 mV. FF typically increases from ≤30% to values exceeding 60% in some cases. This significant discovery opened doors to further investigation, including study of the effects of O 2 in other processing steps. Initial indications in our previous studies had suggested that the presence or absence of O 2 during the CdCl 2 vapor heat treatment and CdS sputter deposition processing could have significant effects on device performance. Here, we systematically study these effects and the effect of O 2 in the post-CdS heat treatment ambient.
In examining the effects of O 2 incorporation in substrate CdTe PV device-processing steps (Fig. 4, top panel) , we first observe that when O 2 is incorporated into neither the CdCl 2 heat treatment ambient nor the CdS sputtering ambient, device performance is poor. V oc values are abysmal, in the 300 mV range, J sc values are in the single digits, and FF values are ~30%. The presence or absence of O 2 in the post-CdS anneal ambient plays no significant role in this case. Incorporating O 2 into the CdCl 2 heat treatment ambient but not into the CdS deposition ambient yields a slight improvement in device performance, though efficiencies remain less than 2%. J sc increases with the addition of O 2 to the post-CdS anneal ambient, but the value remains low. The incorporation of O 2 into the CdS sputter deposition ambient, forming CdS:O [6] , proved most significant in improving device performance. By incorporating O 2 into both the CdCl 2 heat treatment ambient and the CdS deposition, V oc values improve to greater than 800 mV, J sc reaches reasonable values, and FF exceeds 50%. A slight difference in J sc is observed between the samples processed with and without 20 vol.% O 2 in the post-CdS anneal ambient, though this is a much smaller effect than that observed for the incorporation of O 2 during the CdS film deposition.
QE data were collected for the same PV devices (Fig. 4 , bottom panel). Uniform differences in QE across the wavelength range are observed between the samples with and without O 2 incorporated in the CdCl 2 and CdS processing steps. The uniformly poorer collection in the depletion region in the samples without O 2 incorporation indicates a weaker electric field in these devices. The greater J sc for the devices with O 2 incorporated into the CdS deposition step is not solely a result of improved transparency in the sub-517-nm range where CdS absorbs.
Effects of O 2 incorporation were further investigated as a function of the post-CdS heat treatment temperature (Fig. 5) . Again, the best performance was observed for devices in which O 2 had been incorporated into both the CdCl 2 and CdS processing steps. At higher post-CdS annealing temperatures (275° to 300°C), results were similar for the devices in which O 2 was absent from the CdCl 2 heat treatment processing. At lower post-CdS annealing temperatures, however, the FF limited the performance of the devices without O 2 in the CdCl 2 processing. Including O 2 in both processes enables higher device performance when lower post-CdS heat treatment temperatures are used. The broader acceptable postCdS heat treatment temperature range enabled by incorporation of O 2 into the CdCl 2 heat treatment processing may have production advantages. Those with O 2 incorporated into both the CdS deposition and CdCl 2 heat treatment ambients have the highest performance. O 2 incorporation in the postCdS annealing ambient has a relatively small effect compared to O 2 incorporation in the other steps. Bottom panel: QE spectra for the same PV devices. Note that the addition of O 2 to CdS affects the spectra across the wavelength range, not only in the sub-517-nm range limited by CdS.
We also investigated the effects of the amount of O 2 incorporated into the CdS RF magnetron sputtering ambient (Fig. 6 ). Incorporation of 2-4 vol.% O 2 in Ar led to the 
VI. CONCLUSIONS
We have conducted a preliminary investigation of the effects of O 2 incorporation in the CdTe deposition, CdCl 2 heat treatment, CdS deposition, and post-CdS heat treatment steps in the fabrication of CdTe PV devices grown in the nonstandard substrate configuration.
We found that elimination of O 2 from the CdTe deposition is beneficial, likely because it prevents oxidation of the Cu-containing back contact interface layer. When O 2 is not incorporated into the CdTe layer, it is important to incorporate oxygen at the CdS/CdTe interface by other means. The greatest benefit to device performance occurs when O 2 is incorporated both into the CdCl 2 heat treatment and the subsequent CdS film deposition. The presence or absence of O 2 in the post-CdS heat treatment step shows only a minor effect.
In future work, we will characterize the devices in greater detail, including investigations of the chemical composition of the junction region, minority carrier lifetime, and transport mechanisms. We will also examine defect levels present in the material at each step of device growth using PL techniques.
